

Fig. 2

FIG. 3




Fig. 3




Fig. 4

FIG. 5




Fig. 5

Offset	<=0	<=1	<=3	<=5	<=7	<=9	<=11	<=13	<=15
Marker Bit #	0	1	2	3	4	5	6	7	8

Fig. 6

50




Fig. 7

52




Fig. 8

FIG. 9






Fig. 9

50



Marker Bit
#



450

52

Fig. 10

50 1201

Instruction Byte #	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	IN0	IN1	IN2	IN3	PB0	IN5	IN6	IN7								

Marker Bit
#

0 1 2 3 4 5 6 7 8

Branch ending
in bytes

0 1-2 3-4 5-6 7-8 9-10 11-12 13-14 15

0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1-2	3-4	5-6	7-8	9-10	11-12	13-14	15								

450

52

1203

Fig. 11




Fig. 12





Fig. 14



jcc	4	3	2	1	0	508
	end	0	0	size		
call	4	3	2	1	0	510
	end	0	1	size		
ret	4	3	2	1	0	512
	end	1	0	0	0	
C3	4	3	2	1	0	514
	end	1	even position			

Fig. 15




Fig. 16




Fig. 18

From Prediction
Logic 220
From Cache 1600




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23




Fig. 24




Fig. 25




Fig. 26